What is Virtual and Pure virtual function in Verilog?

Virtual

Pure virtual

It allows the overriding of a function in a derived class

It has only declaration and no implementation

The base class doesn’t need to implement a virtual function

Any derivative class must implement the function