What is a System Task in Verilog, and give an example?
System tasks in Verilog are special built-in functions that start with $ and are primarily used for simulation and debugging. Examples include $display (for printing messages) and $monitor (for continuously monitoring and printing signals).
