Explain the concept of SystemVerilog Assertions (SVA).
SystemVerilog Assertions (SVA) are used to specify and verify design behavior, helping to catch bugs early in the design process. They can be used for both simulation and formal verification.
Types of assertions :
* Immediate assertions : Evaluated immediately during simulation
* Concurrent assertions : Evaluated over time based on clock edges
