Correct Answer : Option (C) : NOR gate
Explanation : The negative level triggered the flip – flop in Digital Electronics changes its state when the clock is negative. Thus, a negative level triggered flip – flop has a NOT gate present between clock input and the input of AND gate.
